


RoHS

COMPLIANT

HALOGEN FREE

Power MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	500				
$R_{DS(on)}(\Omega)$	V _{GS} = 10 V	3.0			
Q _g (Max.) (nC)	19				
Q _{gs} (nC)	3.3				
Q _{gd} (nC)	13				
Configuration	Single				



N-Channel MOSFET

FEATURES

- Halogen-free According to IEC 61249-2-21 **Definition**
- Dynamic dV/dt Rating
- Repetitive Avalanche Rated
- Surface Mount (IRFR420, SiHFR420)
- Straight Lead (IRFU420, SiHFU420)
- Available in Tape and Reel
- Fast Switching
- · Ease of Paralleling
- Compliant to RoHS Directive 2002/95/EC

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effictiveness.

The DPAK is designed for surface mounting using vapor phase, infrared, or wave soldering techniques. The straight lead version (IRFU, SiHFU series) is for through-hole mounting applications. Power dissipation levels up to 1.5 W are possible in typical surface mount applications.

ORDERING INFORMATION							
Package	DPAK (TO-252)	DPAK (TO-252)	DPAK (TO-252)	DPAK (TO-252)	IPAK (TO-251)		
Lead (Pb)-free and Halogen-free	SiHFR420-GE3	SiHFR420TR-GE3a	SiHFR420TRL-GE3a	SiHFR420TRR-GE3a	SiHFU420-GE3		
Lead (Pb)-free	IRFR420PbF	IRFR420TRPbFa	IRFR420TRLPbFa	IRFR420TRRPbFa	IRFU420PbF		
	SiHFR420-E3	SiHFR420T-E3a	SiHFR420TL-E3a	-	SiHFU420-E3		
SnPb	IRFR420	IRFR420TR ^a	IRFR420TRL ^a	IRFR420TRR ^a	IRFU420		
SHED	SiHFR420	SiHFR420Ta	SiHFR420TLa	-	SiHFU420		

Note

See device orientation.

ABSOLUTE MAXIMUM RATINGS T_C	= 25 °C, unle	ess otherwis	e noted			
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V_{DS}	500	V	
Gate-Source Voltage			V_{GS}	± 20		
Continuous Drain Current	V _{GS} at 10 V	T _C = 25 °C	- I _D	2.4		
	VGS at 10 V	T _C = 100 °C		1.5	Α	
Pulsed Drain Current ^a			I _{DM}	8.0		
Linear Derating Factor				0.33	W/°C	
Linear Derating Factor (PCB Mount)e				0.020		
Single Pulse Avalanche Energy ^b			E _{AS}	400	mJ	
Repetitive Avalanche Currenta			I _{AR}	2.4	Α	
Repetitive Avalanche Energy ^a			E _{AR}	4.2	mJ	
Maximum Power Dissipation	T _C =	25 °C	P_{D}	42	w	
Maximum Power Dissipation (PCB Mount)e	T _A =	25 °C		2.5] vv	
Peak Diode Recovery dV/dtc			dV/dt	3.5	V/ns	
Operating Junction and Storage Temperature Range			T _J , T _{stg}	- 55 to + 150	80	
Soldering Recommendations (Peak Temperature)	for	for 10 s		260 ^d	°C	

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11). b. $V_{DD} = 50$ V, starting $T_J = 25$ °C, L = 124 mH, $R_g = 25$ Ω , $I_{AS} = 2.4$ A (see fig. 12). c. $I_{SD} \le 2.4$ A, dl/dt ≤ 50 A/µs, $V_{DD} \le V_{DS}$, $T_J \le 150$ °C. d. 1.6 mm from case.

- When mounted on 1" square PCB (FR-4 or G-10 material).

^{*} Pb containing terminations are not RoHS compliant, exemptions may apply

IRFR420, IRFU420, SiHFR420, SiHFU420

Vishay Siliconix



THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient	R _{thJA}	-	110		
Maximum Junction-to-Ambient (PCB Mount) ^a	R _{thJA}	-	50	°C/W	
Maximum Junction-to-Case (Drain)	R _{thJC}	-	3.0		

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

SPECIFICATIONS T _J = 25 °C, ur				1	1	1	1
PARAMETER	SYMBOL	TES	T CONDITIONS	MIN.	TYP.	MAX.	UNIT
Static							
Drain-Source Breakdown Voltage	V_{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		500	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	e to 25 °C, I _D = 1 mA	-	0.59	-	V/°C
Gate-Source Threshold Voltage	$V_{GS(th)}$	V _{DS} =	V_{GS} , $I_{D} = 250 \mu A$	2.0	-	4.0	V
Gate-Source Leakage	I_{GSS}	,	$V_{GS} = \pm 20 \text{ V}$	-	-	± 100	nA
Zero Osto Vellere Burio Oscort		V _{DS} =	V _{DS} = 500 V, V _{GS} = 0 V		-	25	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 400 V	V, V _{GS} = 0 V, T _J = 125 °C	-	-	250	μA
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D =1.4 A ^b	-	-	3.0	Ω
Forward Transconductance	9 _{fs}	V _{DS} = 50 V, I _D = 1.4 A		1.5	-	-	S
Dynamic							
Input Capacitance	C _{iss}	$V_{GS} = 0 \text{ V},$ $V_{DS} = 25 \text{ V},$		-	360	-	pF
Output Capacitance	C _{oss}			-	92	-	
Reverse Transfer Capacitance	C _{rss}	f = 1	f = 1.0 MHz, see fig. 5		37	-	
Total Gate Charge	Qg		I _D = 2.1 A, V _{DS} = 400 V, see fig. 6 and 13 ^b	-	-	19	nC
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V		-	-	3.3	
Gate-Drain Charge	Q _{gd}		See fig. 6 and 16	-	-	13	
Turn-On Delay Time	t _{d(on)}	V_{DD} = 250 V, I_D = 2.1 A, R_g = 18 Ω, R_D = 120 Ω, see fig. 10 ^b		-	8.0	-	- ns
Rise Time	t _r			-	8.6	-	
Turn-Off Delay Time	t _{d(off)}			-	33	-	
Fall Time	t _f			-	16	-	
Internal Drain Inductance	L _D		Between lead, 6 mm (0.25") from		4.5	-	-11
Internal Source Inductance	L _S	package and center of die contact		-	7.5	-	- nH
Drain-Source Body Diode Characteristic	cs						•
Continuous Source-Drain Diode Current	I _S	showing the	MOSFET symbol showing the		-	2.4	_
Pulsed Diode Forward Current ^a	I _{SM}	integral reverse p - n junction diode		-	-	8.0	A
Body Diode Voltage	V_{SD}	$T_J = 25 ^{\circ}\text{C}, I_S = 2.4 \text{A}, V_{GS} = 0 \text{V}^{\text{b}}$		-	-	1.6	V
Body Diode Reverse Recovery Time	t _{rr}	T _J = 25 °C, I _F = 2.1 A, dI/dt = 100 A/μs ^b		-	260	520	ns
Body Diode Reverse Recovery Charge	Q _{rr}			-	0.70	1.4	μC
		+	•			•	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Pulse width $\leq 300 \,\mu\text{s}$; duty cycle $\leq 2 \,\%$.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Fig. 1 - Typical Output Characteristics, T_C = 25 °C




Fig. 2 -Typical Output Characteristics, $T_C = 150$ °C




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature

IRFR420, IRFU420, SiHFR420, SiHFU420

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms






Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit

Peak Diode Recovery dV/dt Test Circuit






Fig. 14 -For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91275.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Document Number: 91000 Revision: 18-Jul-08