

Maxim > Products > [Supervisors, Voltage Monitors, Sequencers]



#### Description

The DS1232LP/LPS Low-Power MicroMonitor Chip monitors three vital conditions for a microprocessor: power supply, software execution, and external override. First, a precision temperature-compensated reference and comparator circuit monitors the status of  $V_{CC}$ . When an out-of-tolerance condition occurs, an internal power-fail signal is generated, which forces reset to the active state. When  $V_{CC}$  returns to an in-tolerance condition, the reset signals are kept in the active state for a minimum of 250ms to allow the power supply and processor to stabilize.

#### **Key Features**

Super-low power version of DS1232 50µA quiescent current Halts and restarts an out-of-control microprocessor Automatically restarts microprocessor after power failure Monitors pushbutton for external override Accurate 5% or 10% microprocessor power supply monitoring 8-pin DIP, 8-pin SO, or space saving µSOP package available Optional 16-pin SO package available Industrial temperature -40°C to +85°C available, designated N

Key Specifi	Cey Specifications: Supervisors (1 Monitored Voltage)										
Part Number	Reset Threshold Range (V)	Active- Low Reset Output	Active- High Reset Output	Min. Reset Timeout Range	Watchdog Feature	Nom. Watchdog Timeout Range	Supervisor Features	Reset Thresh. Acc. (% @+25°C)	Max. I <sub>CC</sub> (μΑ)		
DS1232LP	3.3 to 5.5	Open Drain	Push-Pull	85ms to 300ms	Input (WDI)	1s to 2s <1s	Manual Reset	2.5	50		

#### Notes:

\*\*This pricing is BUDGETARY, for comparing similar parts. Prices are in U.S. dollars and subject to change. Quantity pricing may vary substantially and international prices may differ due to local duties, taxes, fees, and exchange rates. For volume-specific prices and delivery, please see the price and availability page or contact an authorized distributor.

#### **Application Notes**

Application Note 3316: Dallas Semiconductor Microprocessor Supervisor Selection Guide - DS1232LP

#### **Evaluation Kits**

none

#### **Design Guides**

Microprocessor Supervisory (PDF)

#### **Reliability Reports**

Request Reliability Report for:

#### Software/Models

none

#### Ordering Information

Notes:

- 1. Other options and links for purchasing parts are listed at:
- 2. Didn't Find What You Need? Ask our applications engineers. Expert assistance in finding parts, usually within one business day.
- 3. Part number suffixes: T or T&R = tape and reel; + = RoHS/lead-free; # = RoHS/lead-exempt. More: SeeFull Data Sheet or Part Naming Conventions.
- 4. \* Some packages have variations, listed on the drawing. "PkgCode/Variation" tells which variation the product uses. Note that "+", "#", "-" in the part number suffix describes RoHS status. Package drawings may show a different suffix character.

DS1232LP	Notes	Free Sample	Buy	Package: TYPE PINS FOOTPRINT DRAWING CODE/VAR *	Temp	RoHS/Lead-Free? Materials Analysis
DS1232LP				PDIP;8 pin; Dwg: 21-0043 (PDF) Use pkgcode/variation: P8-1*	0°C to +70°C	RoHS/Lead-Free: No Materials Analysis
DS1232LP+				PDIP;8 pin; Dwg: 21-0043 (PDF) Use pkgcode/variation: P8+1*	0°C to +70°C	RoHS/Lead-Free: Lead Free Materials Analysis
DS1232LPN				PDIP;8 pin; Dwg: 21-0043 (PDF) Use pkgcode/variation: P8-1*	-40°C to +85° C	RoHS/Lead-Free: No Materials Analysis
DS1232LPN+				PDIP;8 pin; Dwg: 21-0043 (PDF) Use pkgcode/variation: P8+1*	-40°C to +85° C	RoHS/Lead-Free: Lead Free Materials Analysis
DS1232LPS-2/TR+C01				SOIC;8 pin; Dwg: 21-0041 (PDF) Use pkgcode/variation: S8+2*	0°C to +70°C	RoHS/Lead-Free: Lead Free Materials Analysis
DS1232LPS-2/T&R/C01					0°C to +70°C	See data sheet
DS1232LPSN+T&R				SOIC; 16 pin; Dwg: 21-0042 (PDF) Use pkgcode/variation: W16 +11*	-40°C to +85° C	RoHS/Lead-Free: Lead Free Materials Analysis
DS1232LPS+T&R	T&R Qty 1000/Reel			SOIC;16 pin; Dwg: 21-0042 (PDF) Use pkgcode/variation: W16 +11*	0°C to +70°C	RoHS/Lead-Free: Lead Free Materials Analysis
DS1232LPS+				SOIC;16 pin; Dwg: 21-0042 (PDF) Use pkgcode/variation: W16 +11*	0°C to +70°C	RoHS/Lead-Free: Lead Free Materials Analysis
DS1232LPS/T&R	T&R Qty 1000/Reel			SOIC;16 pin; Dwg: 21-0042 (PDF) Use pkgcode/variation: W16-11*	0°C to +70°C	RoHS/Lead-Free: No Materials Analysis
DS1232LPS				SOIC; 16 pin; Dwg: 21-0042 (PDF) Use pkgcode/variation: W16-11*	0°C to +70°C	RoHS/Lead-Free: No Materials Analysis
DS1232LPSN/T&R	T&R Qty 1000/Reel			SOIC;16 pin; Dwg: 21-0042 (PDF) Use pkgcode/variation: W16-11*	-40°C to +85° C	RoHS/Lead-Free: No Materials Analysis

DS1232LPSN+		SOIC;16 pin; Dwg: 21-0042 (PDF) Use pkgcode/variation: W16 +11*	-40°C to +85° C	RoHS/Lead-Free: Lead Free Materials Analysis
DS1232LPSN		SOIC; 16 pin; Dwg: 21-0042 (PDF) Use pkgcode/variation: W16-11*	-40°C to +85° C	RoHS/Lead-Free: No Materials Analysis
DS1232LPS-2+	Lead-Free	SOIC; 8 pin; Dwg: 21-0041 (PDF) Use pkgcode/variation: S8+2*	0°C to +70°C	RoHS/Lead-Free: Lead Free Materials Analysis
DS1232LPS-2+T&R	T&R Qty 2500/Reel	SOIC; 8 pin; Dwg: 21-0041 (PDF) Use pkgcode/variation: S8+2*	0°C to +70°C	RoHS/Lead-Free: Lead Free Materials Analysis
DS1232LPS-2		SOIC; 8 pin; Dwg: 21-0041 (PDF) Use pkgcode/variation: S8-2*	0°C to +70°C	RoHS/Lead-Free: No Materials Analysis
DS1232LPS-2/T&R	T&R Qty 2500/Reel	SOIC; 8 pin; Dwg: 21-0041 (PDF) Use pkgcode/variation: S8-2*	0°C to +70°C	RoHS/Lead-Free: No Materials Analysis
DS1232LPSN-2+T&R	T&R Qty 2500/Reel	SOIC;8 pin; Dwg: 21-0041 (PDF) Use pkgcode/variation: S8+2*	-40°C to +85° C	RoHS/Lead-Free: Lead Free Materials Analysis
DS1232LPSN-2+		SOIC; 8 pin; Dwg: 21-0041 (PDF) Use pkgcode/variation: S8+2*	-40°C to +85° C	RoHS/Lead-Free: Lead Free Materials Analysis
DS1232LPSN-2		SOIC; 8 pin; Dwg: 21-0041 (PDF) Use pkgcode/variation: S8-2*	-40°C to +85° C	RoHS/Lead-Free: No Materials Analysis
DS1232LPSN-2/T&R	T&R Qty 2500/Reel	SOIC; 8 pin; Dwg: 21-0041 (PDF) Use pkgcode/variation: S8-2*	-40°C to +85° C	RoHS/Lead-Free: No Materials Analysis
DS1232LPU+		uMAX;8 pin; Dwg: 21-0036 (PDF) Use pkgcode/variation: U8+1*	0°C to +70°C	RoHS/Lead-Free: Lead Free Materials Analysis
DS1232LPU		uMAX;8 pin; Dwg: 21-0036 (PDF) Use pkgcode/variation: U8-1*	0°C to +70°C	RoHS/Lead-Free: No Materials Analysis
DS1232LPU/T&R	T&R Qty 3000/Reel	uMAX;8 pin; Dwg: 21-0036 (PDF) Use pkgcode/variation: U8-1*	0°C to +70°C	RoHS/Lead-Free: No Materials Analysis



# DS1232LP/LPS Low Power MicroMonitor Chip

## FEATURES

- Super-low power version of DS1232
- 50 μA quiescent current
- Halts and restarts an out-of-control microprocessor
- Automatically restarts microprocessor after power failure
- Monitors pushbutton for external override
- Accurate 5% or 10% microprocessor power supply monitoring
- 8-pin DIP, 8-pin SOIC or space saving μ-SOP package available
- Optional 16-pin SOIC package available
- Industrial temperature -40°C to +85°C available, designated N

# **PIN ASSIGNMENT**

PBRST	1	8	þ	$V_{\rm CC}$	_
тр [	2	7		ST	PBI
TOL [	3	6		RST	
GND	4	5	þ	RST	
DS1232I	P 8-P	in DIP	(3	00-mil)	

See Mech. Drawings Section

	NC	Ш	1	16	Ш	NC
	PBRST	Ш	2	15	Ш	VCC
	NC	Ш	3	14	Ш	NC
	TD	Ш	4	13	Ш	ST
	NC	Ш	5	12	Ш	NC
	TOL	Ш	6	11	Ш	RST
)	NC	Ш	7	10	Ш	NC
	GND	Ш	8	9	Ш	RST

DS1232LPS 16-Pin SOIC (300-mil) See Mech. Drawings Section

PBRST	[1	8	$V_{cc}$
TD	<b>[</b> 2	7 🛓	ST
TOL	Цз	6	RST
GND	<u>[</u> 4	5	RST

PBRST	Щ	1	8	Ш	VCC
TD	ш	2	7	Ш	ST
TOL	Щ	3	6	Ш	RST
GND	ш	4	5	Ш	RST

DS1232LPµ (118-mil µ-SOP) See Mech. Drawings Section

DS1232LPS-2 8-Pin SOIC (150-mil) See Mech. Drawings Section

# **PIN DESCRIPTION**

PBRST	- Pushbutton Reset Input
TD	- Time Delay Set
TOL	- Selects 5% or 10% $V_{CC}$ Detect
GND	- Ground
RST	- Reset Output (Active High)
RST	- Reset Output (Active Low, open drain)
ST	- Strobe Input
V <sub>CC</sub>	- +5 Volt Power

## DESCRIPTION

The DS1232LP/LPS Low Power MicroMonitor Chip monitors three vital conditions for a microprocessor: power supply, software execution, and external over-ride. First, a precision temperature-compensated reference and comparator circuit monitors the status of  $V_{CC}$ . When an out-of-tolerance condition occurs, an internal power-fail signal is generated which forces reset to the active state. When  $V_{CC}$  returns to an in-tolerance condition, the reset signals are kept in the active state for a minimum of 250 ms to allow the power supply and processor to stabilize.

The second function the DS1232LP/LPS performs is pushbutton reset control. The DS1232LP/LPS debounces the pushbutton input and guarantees an active reset pulse width of 250 ms minimum. The third function is a watchdog timer. The DS1232LP/LPS has an internal timer that forces the reset signals to the active state if the strobe input is not driven low prior to timeout. The watchdog timer function can be set to operate on timeout settings of approximately 150 ms, 600 ms, and 1.2 seconds.

# **OPERATION - POWER MONITOR**

The DS1232LP/LPS detects out-of-tolerance power supply conditions and warns a processor-based system of impending power failure. When  $V_{CC}$  falls below a preset level as defined by TOL, the  $V_{CC}$  comparator outputs the signals RST and  $\overline{RST}$ . When TOL is connected to ground, the RST and  $\overline{RST}$  signals become active as  $V_{CC}$  falls below 4.75 volts. When TOL is connected to  $V_{CC}$ , the RST and  $\overline{RST}$  signals become active as  $V_{CC}$  falls below 4.75 volts. The RST and  $\overline{RST}$  are excellent control signals for a microprocessor, as processing is stopped at the last possible moments of valid  $V_{CC}$ . On power-up, RST and  $\overline{RST}$  are kept active for a minimum of 250 ms to allow the power supply and processor to stabilize.

# **OPERATION - PUSHBUTTON RESET**

The DS1232LP/LPS provides an input pin for direct connection to a pushbutton (Figure 1). The pushbutton reset input requires an active low signal. Internally, this input is debounced and timed such that RST and  $\overline{\text{RST}}$  signals of at least 250 ms minimum are generated. The 250 ms delay starts as the pushbutton reset input is released from low level.

# **OPERATION - WATCHDOG TIMER**

The watchdog timer function forces RST and  $\overrightarrow{RST}$  signals to the active state when the  $\overrightarrow{ST}$  input is not stimulated for a predetermined time period. The time period is set by the TD input to be typically 150 ms with TD connected to ground, 600 ms with TD left unconnected, and 1.2 seconds with TD connected to  $V_{CC}$ . The watchdog timer starts timing out from the set time period as soon as RST and  $\overrightarrow{RST}$  are inactive. If a high-to-low transition occurs on the  $\overrightarrow{ST}$  input pin prior to timeout, the watchdog timer is reset and begins to timeout again. If the watchdog timer is allowed to timeout, then the RST and  $\overrightarrow{RST}$  signals are driven to the active state for 250 ms minimum. The  $\overrightarrow{ST}$  input can be derived from microprocessor address signals, data signals, and/or control signals. When the microprocessor is functioning normally, these signals would, as a matter of routine, cause the watchdog to be reset prior to timeout. To guarantee that the watchdog timer does not timeout, a high-to-low transition must occur at or less than the minimum shown in Table 1. A typical circuit example is shown in Figure 2.

# **ABSOLUTE MAXIMUM RATINGS\***

Voltage on  $V_{CC}$  Pin Relative to Ground Voltage on I/O Relative to Ground Operating Temperature Operating Temperature (Industrial Version) Storage Temperature Soldering Temperature  $\begin{array}{l} -0.5V \ to \ +7.0V \\ -0.5V \ to \ V_{CC} \ + \ 0.5V \\ 0^{\circ}C \ to \ 70^{\circ}C \\ -40^{\circ}C \ to \ +85^{\circ}C \\ -55^{\circ}C \ to \ +125^{\circ}C \\ 260^{\circ}C \ for \ 10 \ seconds \end{array}$ 

\* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

<b>RECOMMENDED DC OPERATING CONDITIONS</b> (0°C to 70°C)							
PARAMETERSYMBOLMINTYPMAXUNITS						NOTES	
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V	1	
ST and PBRST Input High Level	V <sub>IH</sub>	2.0		V <sub>CC</sub> +0.3	V	1	
ST and PBRST Input Low Level	V <sub>IL</sub>	-0.3		+0.8	V	1	

### DC ELECTRICAL CHARACTERISTICS

(0°C to 70°C; V<sub>CC</sub>=4.5 to 5.5V)

DO ELEO INIGAE ONANAO I EN	(0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0					
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Input Leakage	I <sub>IL</sub>	-1.0		+1.0	μΑ	3
Output Current @ 2.4V	I <sub>OH</sub>	-8	-10		mA	5
Output Current @ 0.4V	I <sub>OL</sub>	10			mA	
Low Level @ RST	V <sub>OL</sub>			0.4	V	1
Output Voltage @ -500 uA	V <sub>OH</sub>	V <sub>CC</sub>	V <sub>CC</sub>		V	1,7
		-0.5V	-0.1V			
Output Current (CMOS)	I <sub>CC1</sub>			50	μΑ	2
Operating Current (TTL)	I <sub>CC2</sub>		200	500	μΑ	8
V <sub>CC</sub> Trip Point (TOL=GND)	V <sub>CCTP</sub>	4.50	4.62	4.74	V	1
V <sub>CC</sub> Trip Point (TOL=V <sub>CC</sub> )	V <sub>CCTP</sub>	4.25	4.37	4.49	V	1

CAPACITANCE (t <sub>A</sub> =25°						=25°C)
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Input Capacitance	C <sub>IN</sub>			5	pF	
Output Capacitance	C <sub>OUT</sub>			7	pF	

AC ELECTRICAL CHARACTERISTICS (0°C to 70°C; V <sub>CC</sub> =5V :						
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
$\overline{\text{PBRST}} = V_{\text{IL}}$	t <sub>PB</sub>	20			ms	
RESET Active Time	t <sub>RST</sub>	250	610	1000	ms	
ST Pulse Width	t <sub>ST</sub>	20			ns	6, 9
$V_{CC}$ Fail Detect to RST and $\overline{RST}$	t <sub>RPD</sub>		50	175	μs	
V <sub>CC</sub> Slew Rate 4.75V to 4.25V	t <sub>F</sub>	300			μs	
$V_{CC}$ Detect to RST and $\overline{RST}$ Inactive	t <sub>RPU</sub>	250	610	1000	ms	4
V <sub>CC</sub> Slew Rate 4.25V to 4.75V	t <sub>R</sub>	0			ns	
PBRST Stable Low to RST and RST	t <sub>PDLY</sub>			20	ms	

### NOTES:

- 1. All voltages referenced to ground.
- 2. Measured with outputs open and  $\overline{ST}$  and  $\overline{PBRST}$  within 0.5V of supply rails.
- 3.  $\overline{PBRST}$  is internally pulled up to V<sub>CC</sub> with an internal impedance of 40k typical.
- 4.  $t_R = 5 \ \mu s$ .
- 5.  $\overline{\text{RST}}$  is an open-drain output.
- 6. Must not exceed  $t_{TD}$  minimum. See Table 1.
- 7. RST remains within 0.5V of  $V_{CC}$  on power-down until  $V_{CC}$  drops below 2.0V. RST remains within 0.5V of GND on power-down until  $V_{CC}$  drops below 2.0V.
- 8. Measured with outputs open and  $\overline{ST}$  and  $\overline{PBRST}$  at TTL levels.
- 9. Watchdog can not be disabled. It must be strobed to avoid resets.


### **MARKING INFORMATION:**

8-pin DIP - "DS1232L" 16-pin SOIC - "DS1232L" 8-pin SOIC - "DS1232L" 8-pin μ-SOP - "1232"

	INC	HES	MILLIMETERS			
DIM	MIN	MAX	MIN	MAX		
А	0.053	0.069	1.35	1.75		
A1	0.004	0.010	0.10	0.25		
В	0.014	0.019	0.35	0.49		
С	0.007	0.010	0.19	0.25		
е	0.050 BSC		1.27 BSC			
Е	0.150	0.157	3.80	4.00		
Н	0.228	0.244	5.80	6.20		
L	0.016	0.050	0.40	1.27		

### VARIATIONS:

	INCHES		MILLIMETERS			
DIM	MIN	MAX	MIN	MAX	Ν	MS012
D	0.189	0.197	4.80	5.00	8	AA
D	0.337	0.344	8.55	8.75	14	AB
D	0.386	0.394	9.80	10.00	16	AC




FRONT VIEW

F

TOP VIEW

Ħ



SIDE VIEW

#### NOTES:

- 1. D&E DO NOT INCLUDE MOLD FLASH.
- 2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED 0.15mm (.006").

Н

Е

- 3. LEADS TO BE COPLANAR WITHIN 0.10mm (.004").
- 4. CONTROLLING DIMENSION: MILLIMETERS.
- 5. MEETS JEDEC MS012.
- 6. N = NUMBER OF PINS.

PROPRIETARY INFOR	MATION						
TITLE:							
PACKAGE OUTLINE, .150" SOIC							
APPROVAL	DOCUMENT CONTROL NO.	REV. 4					

21-0041

B /1

F


F


Ν

С

Ħ

1





SIDE VIEW

#### NOTES:

- 1. D&E DO NOT INCLUDE MOLD FLASH.
- 2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED 0.15mm (.006").
- 3. LEADS TO BE COPLANAR WITHIN 0.10mm (.004").
- 4. CONTROLLING DIMENSION: MILLIMETERS.
- 5. MEETS JEDEC MS013.
- 6. N = NUMBER OF PINS.

	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
А	0.093	0.104	2.35	2.65	
A1	0.004	0.012	0.10	0.30	
В	0.014	0.019	0.35	0.49	
С	0.009	0.013	0.23	0.32	
е	0.050		1.27		
Е	0.291	0.299	7.40	7.60	
Н	0.394	0.419	10.00	10.65	
L	0.016	0.050	0.40	1.27	

### VARIATIONS:

	INCHES		MILLIMETERS			
DIM	MIN	MAX	MIN	MAX	Ν	MS013
D	0.398	0.413	10.10	10.50	16	AA
D	0.447	0.463	11.35	11.75	18	AB
D	0.496	0.512	12.60	13.00	20	AC
D	0.598	0.614	15.20	15.60	24	AD
D	0.697	0.713	17.70	18.10	28	AE

